Abstract-In this paper, we consider the problem of calculating the signal and transition probabilities of the internal nodes of the combinational logic part of a nite state machine (FSM). Giv en the state transition graph (STG) of the FSM, w e rst calculate the state probabilities by iteratively solving the Chapman-Kolmogoro v equations. Using these probabilities, we then calculate the exact signal and transition probabilities by an implicit state enumeration procedure. For large sequential machines where the STG cannot be explicitly built, we unroll the next state logic k times and estimate the signal probability of the state bits using an OBDD-based approach. The basic computation step consists of solving a system of nonlinear equations. W e then use these estimates to approximately calculate signal and transition probabilities of the internal nodes. Our experimental results indicate that the average errors of transition probabilities and power estimation(compared to the exact method) are only 5% and 0.6% respectively when k = 3 . This is an order of magnitude improvement in computation accuracy compared to the existing approaches.
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introduction
One of the primary objectives in the design of portable systems -which are becoming widespread -is power reduction needed to minimize the size and weight allocated to batteries. Another driver of the progress in the area of low power design is the increasing need to reduce active and/or standby p o w er consumption in all electronic systems. Essential elements of a low p o w er design environment include means of analyzing the dissipation of a design and mechanisms for minimizing the power consumption when needed. This paper is concerned with the power estimation in nite state machines. Various approaches for power minimization at the sequential logic synthesis level [9] [6] can benet from the techniques presented here.
In CMOS circuits, power is consumed during charging and discharging of the load capacitances. In order to estimate the power consumption, we h a v e to calculate the signal and transition probabilities of the internal nodes of the circuit. These probabilities depend on the input patterns, the delay model and the circuit structure. Several signal and transition probabilities estimation algorithms have been developed for combinational circuit. Burch et al. [2] introduced the concept of a probability waveform. Given such w a v eforms at the primary inputs and with some convenient partitioning of the circuit, they examined every sub-circuit and derive corresponding waveforms at the internal circuit nodes. Najm [7] described an ecient technique called probabilistic simulation to propagate the transition densities at the circuit primary inputs into the circuit to give transition densities at internal and output nodes. Both methods assume inputs to sub-circuits are independent and thus did not account for the reconvergent fanout and input correlations. Stamoulis et al. [10] improved the probabilistic simulation approach b y calculating the statistics of the waveforms and delays more accurately and by considering signal correlation. Ghosh et al. [4] proposed symbolic simulation in order to produce a set of Boolean functions which represent conditions for switching at each gate in the circuit. Tsui et al. [11] described a tagged probabilistic simulation approach which employs a real delay model to account for glitchings and also handles reconvergent fanout. This approach requires much less memory and runs much faster than symbolic simulation, yet achieves a very high accuracy.
The above methods assume the primary inputs to the circuit are both spatially and temporally independent, i.e. the signal value xi of a primary input i is independent o f any other primary input, and xi at time instance t is independent o f x i at time instance t+1. While this assumption holds for most combinational circuits, it does not hold for nite state machines where the present state bit inputs are spatially correlated by the state encoding and temporally correlated by the state transition behavior. Figure 1 shows the STG and the gate implementation of a 4-state nite state machine. If the state bits are assumed spatially independent, the signal probability o f n ( P ( n )) is equal to 0.5*0.5*0.5 = 0.125. However, n will evaluate to 1 only if s1s2 = 10 and input i is 0, hence P(n) = state probability of state-3 *0.5 = 0.0721. Furthermore, if the state input bits are assumed temporally independent, the transition probability o f n ( P 1 > 0 ( n )) is equal to 0.125*(1-0.125) = 0.1093. However, when the present state is state-3 and the input is 0, the next state is state-4 which always forces n to 0. Therefore, the actual transition probability o f n ( P 1 > 0 ( n )) is equal to 0.0721.
Let ft(n) denotes the Boolean value of n at time t. The output of n will switch exactly if g(n) = f 0 ( n ) f t ( n ) ates to 1. The signal probability o f g is thus equal ransition probability o f n . Let PS 0 and PI 0 be the tatebit inputs and primary inputs for f0(n) and d PI tbe the set of state bit inputs and primary for ft(n). PS 0 ,PS tand PI 0are correlated by the ansition behavior of the FSM. d on the above observation, Ghost et al. [4] pron approximate method, which can capture the temorrelation between the state bits at consecutive time es, to estimate the power consumption of an FSM. he next state logic is duplicated and cascaded to mbinational part of the FSM. Then the exclusiveork of the internal nodes of the combination part ( Figure 2 ). Signal probabilities of the exclusiveesare calculated using sym bolic simulation based assumption that the present state probabilities are e., the present-state lines of the next state logic are d to be uncorrelated and have signal probability o f h is method, to some degree, captures the temporal ionbet ween PS 0and PS tand the spatial correlamong bits of PS t . H o w ever it is inaccurate for two bilities by simple substitution. This procedure is until each state probability reaches the desired b sion. Using these probabilities, we then calculate signal and transition probabilities by an implicit s meration procedure. We also demonstrate that state bit signal probabilities can be obtained by and cascading the next state logic of the FSM note this as a k-unrolled network. Based on the k network, we present an approximate transition pr calculation procedure for large sequential machin captures the spatial and temporal correlations am state bits. The rest of this paper is organized as follows. I 2 w e describe an iterative procedure for calcula exact state probabilities. Exact and approximate for calculating the signal and transition probabi internal nodes of the combinational parts of the F described in Sections 3 and 4, respectively. Expe results and conclusions are presented in Sections 2 the exact method
In this section, we show h o w to calculate the stat bilities given the STG and then present an exact for calculating the signal and transition probabilit ternal nodes of a FSM given its logic implementat the state probabilities.
State Probability Calculation
A state transition graph is denoted by G(V;E) w tex Si 2 V represents a state of the FSM and ei;j 2 E represents a transition from Si to Sj. denote the state probability, that is, the probabili Given a set of initial condition PS 1 (0); P S 2 (0); : : : ; P S M (0), these equations can be solved iteratively for n = 0 ; 1 ; 2 ; : : : to determine the state probabilities as a function of n.
This process is continued until the state probabilities converge, that is, the dierence between PS i (n + 1) and PS i (n) for all states is within a user dened tolerance value. Given a disjoint c o v er of node n, the signal probability of n is given by:
Since the primary inputs are independent of the state that the machine is currently in and states of the FSM are distinct, we can write P(Cm) = P(Im)P(SSm) = P(Im) X S i 2SSm PS i :
From equations (6) and (7), we h a v e: 
where AUX I(njSi) is a Boolean function (of the primary inputs) which forces n to 1 given that the present state of the machine is Si. Equation (9) requires explicit enumeration of the states in SS(n) and is very costly. In [12], a method which employs an implicit enumeration of states using OBDDs is described.
Transition Probability Calculation
The transition probability calculation can be reduced to a signal probability calculation based on equation (1) as shown in Figure 2 . g is a function of PI 0 , PI tand PS 0 . A s these input vectors are assumed to be uncorrelated, equation (8) can be used to obtain the exact signal probability of g, t h us, the exact transition probability o f n .
the approximate method
As the number of states is exponential in the number of ip ops, for sequential machines having large number of ip ops, we cannot explicitly build the STG, and thus the exact method cannot be applied. To calculate the signal and transition probabilities of the internal nodes, we h a v e to use the signal and transition probabilities of the state bits. The state bits are correlated and hence their signal probabilities are not 0.5 (which is the probability of a random input). In the following, we describe an approximate method for calculating the signal and transition probabilities using nite network unrolling followed by iterative solution of a system of non-linear equations.
Signal Probability Calculation
Given the state probabilities and the state encoding, the signal probability of state bit si is given by:
where S EN(i) is the set of states whose encodings have the i th bit equal to 1.
The state bit signal probabilities can also be derived without explicitly calculating the state probabilities which is very costly for sequential machines with a large number of ip ops as described next.
The transition behavior of the STG is implicitly captured by the next state logic of the FSM. Assuming the present state bits are uncorrelated and their signal probabilities are given, the characteristics (i.e. signal probabilities and correlations) of the next state bits can be obtained from the Ordered Binary Decision Diagrams (obdds) [1] (Figure 3a) . This tical. W e t h us approximate the signal rolling the next state logic k times where parameter. We then feed back the sigues of the state bits at the output to the put of the network and iterate until the s converge (Figure 3b) . We denote this nal probability feedback method. Indeed, next state logic as many times as neconvergence, but after every k stages we the signal probability v alues and disrens of the state bits. Figure 2 result of signal probability calculation for work without any signal probability feedba to this method as 1-unrolled, 0-feedback, Figure 4a shows the method used to calcu bility of the internal nodes of the FSM usi network with signal probability feedback. 
experimental results
To demonstrate the eectiveness of the signal and transition probability calculation procedures, we carried out several experiments using subsets of the mcnc-91 and iscas-89 sequential benchmark sets. The circuits were generated using the sis mapper and an industrial gate library. A zero delay model was assumed. All experiments were carriedout on a Sparc 2 w orkstation with 64MB memory. P o w er consumption measurement w as based on the following model:
Tcycle E(transitions): (14) Table 1 shows the accuracy of state bit signal probability calculationb y unrolling the next state logic. Results are comparedto the exact signal probabilit y generated from equation (10) where the state probabilities were obtained by solving the Chapman-Kolmogorov equations. The values generated from the 1-unrolled network without signal probability feedback (i.e. 1u 0f) are also presented. For each FSM, the error is calculated by summing the absoute value of % error on all state bit signal probabilities dividedb y the number of state bits. Note that the % error values are obtained by comparing the larger of the estimated zero and one signal probabilities with the exact probability. As expected, error decreases when k increases ure 2 are also presented. The error is calculated by sum ming the absolute value of % error in transition probability for each node divided by the total number of nodes in the network. It is seen that if inaccurate state bit signal probabilities are used and the present state bit correlations are not taken into account, the transition probability calculation can be very inaccurate. The network unrolling method produces more accurate results as k increases. From the experimental results, when k is equal to 3 the average error is only 5 % which conrms that a small value of k is sucient to produce accurate results. Table 3 contains run times for various approaches reported in Table 2 . As expected, the computation time increases with k. T o obtain the eect of transition probabilities on the power estimation, we also compare the power consumption values estimated by dierent methods. Table 4 summarizes these results. The % deviation from the exact power consumption falls to 0.6% for k = 3 .
Finally, w e applied our method to larger sequential machines from the iscas benchmark set. Power consumption estimates for these circuits using dierent estimation methods are summarized in Table 5 .
concluding remarks
We h a v e presented exact algorithms for estimating the signal and transition probabilities for FSM based on state probabilities. We i n troduced the notion of k-unrolled network to correctly estimate the signal probabilities of the state bits of a FSM given its logic implementation. An approximate algorithm for obtaining the transition probabilities based on the notion of k-unrolled network was also presented for large sequential machines of which STG cannot be explicitly built. The signal and transition probabilities of a FSM depends on the state probabilities and the state encoding. It is still an open problem to nd a state encoding such that the total transition probabilities of the network is minimized. Further research needs to be done to address this issue.
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